03.07.2013 Views

Technical Product Specification for Canoe Pass - Preminary - Intel

Technical Product Specification for Canoe Pass - Preminary - Intel

Technical Product Specification for Canoe Pass - Preminary - Intel

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Intel</strong> ® Server Board S2600CP and Server System P4000CP TPS <strong>Intel</strong> ® Server System P4000CP Accessories<br />

3.3V 5V 12V1 12V2 12V3 -12V 5Vstby Total 12V 3.3V/5V<br />

Power Power Power<br />

Load3 2.5 2 20 20 4.2 0 0.3 550 530 18<br />

Load4 2.5 2 13.1 13.1 18 0 0.3 550 530 18<br />

Load5 0.5 0.3 15 15 6.5 0.5 3 462 438 3<br />

Load6 16 4 1 1 3.5 0 0.3 140 66 73<br />

Load7 16 13 1 1 9 0.5 3 271 132 118<br />

15.5.3 Standby Output<br />

The 5VSB output shall be present when an AC input greater than the power supply turn on<br />

voltage is applied.<br />

15.5.4 Voltage Regulation<br />

The power supply output voltages must stay within the following voltage limits when operating at<br />

steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise.<br />

These shall be measured at the output connectors.<br />

Table 157. Voltage Regulation Limits<br />

Parameter Tolerance Min Nom Max Units<br />

+3.3V - 3%/+5% +3.20 +3.30 +3.46 Vrms<br />

+5V - 4%/+5% +4.80 +5.00 +5.25 Vrms<br />

+12V1 - 4%/+5% +11.52 +12.00 +12.60 Vrms<br />

+12V2 - 4%/+5% +11.52 +12.00 +12.60 Vrms<br />

+12V3 - 4%/+5% +11.52 +12.00 +12.60 Vrms<br />

- 12V - 10%/+10% - 13.20 -12.00 -10.80 Vrms<br />

+5VSB - 4%/+5% +4.80 +5.00 +5.25 Vrms<br />

15.5.5 Dynamic Loading<br />

The output voltages shall remain within limits specified <strong>for</strong> the step loading and capacitive<br />

loading specified in the table below. The load transient repetition rate shall be tested between<br />

50Hz and 5kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only<br />

a test specification. The step load may occur anywhere within the MIN load to the MAX load<br />

conditions.<br />

Table 158. Transient Load Requirements<br />

Output Step Load Size<br />

(See note 2)<br />

Load Slew Rate Test capacitive Load<br />

+3.3V 6.0A 0.5 A/sec 970 F<br />

+5V 4.0A 0.5 A/sec 400 F<br />

12V1+12V2+12V3 23A 0.5 A/sec 2200 F 1,2<br />

+5VSB<br />

Notes:<br />

0.5A 0.5 A/sec 20 F<br />

1. Step loads on each 12V output may happen simultaneously.<br />

2. The +12V should be tested with 2200F evenly split between the four +12V rails<br />

3. This will be tested over the range of load conditions in section 15.5.2<br />

Revision 0.8 <strong>Intel</strong> Confidential<br />

<strong>Intel</strong> order number G26942-003<br />

159

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!