Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ... Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Figure 4.3 The test board with the individual bonding site and its close-up view 4.2.2 Die Placement Pick-and-place machines are used to place surface mount devices onto printed circuit boards. They are used for high speed, high precision placing of a broad range of electronic components. In general, the die placement cycle is composed of four steps: 1) pattern recognition of the substrate using local or global fiducials; 2) picking of the die; 3) die imaging and theta correction; and 4) die placement. In direct chip attach applications, the dies are sorted prior to the attachment, and presented for placement via either waffle packs or tape & reel. In most cases, flux dispensing and die placement operations are performed on one machine. Approaches to accomplish the fluxing process include: 1) flooding the chip site by dispensing the flux, and then place the chip; and 2) dipping the die into a thin film of flux to coat the solder balls and then placing the chip onto the substrate. There are several key considerations for the die placement such as the placement speed, force of placement, material properties of the flux, die metrics (size, 80
pitch, and bump diameter), and substrate imaging capabilities. The placement accuracy is dependent on the bump pitch and diameter. In this study, a Universal GSM Genesis 141 Pick and Place System and flux dipping using Kester TSF-6592 no clean flux (as described in section 3.4.1) was used for the WLCSP die placement. 4.2.3 Reflow After die placement, the board was immediately transferred into the reflow oven where the solder reflowed and formed the joint between die and substrate (see Figure 4.4). As previously mentioned, the reflow temperature profile is the most important aspect of proper control for the solder reflow process. A profile board with representative component density, thermal mass, and size needs to be used for profile development. Thermocouples are used to measure temperature and are bonded with thermally conductive adhesive or Kapton® tape at desired locations on the board. The thermocouples were connected to a SlimKIC 2000 profiler, which includes software to record the thermal profile when the profile baord travelled through the oven. Due to the higher melting temperature (217 o C) of SAC alloy than the SnPb solder (183 o C), the peak temperature of lead free assemblies should be controlled between 240°C and 260°C. The soak and reflow temperatures of the SAC alloy need to be higher than the corresponding temperatures in the SnPb profile. Typical reflow parameters recommended by Cookson electronics( the SAC305 solder ball supplier)are listed in Table 4.2. The experimental reflow profile used in this application is plotted in Figure 4.5. The average peak temperature, soak time and reflow time were respectively 252°C, 93sec, and 53sec. 81
- Page 41 and 42: have generally been the modificatio
- Page 43 and 44: are “low temperature” wafer lev
- Page 45 and 46: 2.3.4 Optimized SolderBrace Materia
- Page 47 and 48: CHAPTER 3 WLCSP DIE FABRCIATION In
- Page 49 and 50: Table 3.1 Test Die used for Reliabi
- Page 51 and 52: Figure 3.4 Fabrication Process Flow
- Page 53 and 54: spin coating. A layer of light sens
- Page 55 and 56: layer, is investigated as a potenti
- Page 57 and 58: 10. Final cleaning: After the passi
- Page 59 and 60: Cyclopentanone, a colorless liquid
- Page 61 and 62: used to check the basic spin and ph
- Page 63 and 64: Figure 3.7 SolderBrace film thickne
- Page 65 and 66: 6. Post-UV exposure bake: This step
- Page 67 and 68: 8. Pattern characterization: The su
- Page 69 and 70: offers the optimum flux release cha
- Page 71 and 72: fatigue resistance, lower cost SAC
- Page 73 and 74: Figure 3.12 Solder Ball Placement M
- Page 75 and 76: of solder balls to the holes on the
- Page 77 and 78: of thermal shock. If the temperatur
- Page 79 and 80: Figure 3.17 SAC305 Reflow profile -
- Page 81 and 82: foaming and high performance cleane
- Page 83 and 84: - Polish clean: used the optimized
- Page 85 and 86: Figure 3.22 SolderBrace printed waf
- Page 87 and 88: Voids Figure 3.25 SolderBrace Mater
- Page 89 and 90: cutting speed was set at a low valu
- Page 91: Figure 4.2 Process Flow of Board As
- Page 95 and 96: 4.2.4 X-Ray Inspection Figure 4.5 R
- Page 97 and 98: Figure 4.6 Air to air thermal cycli
- Page 99 and 100: Figure 4.7 Thermal Cycling Setup 87
- Page 101 and 102: 4.4 Failure Analysis The main purpo
- Page 103 and 104: Figure 4.10 Pad cratering failure o
- Page 105 and 106: CHAPTER 5 FINITE ELEMENT ANALYSIS I
- Page 107 and 108: 5.1.1 Modeling Approaches Due to th
- Page 109 and 110: are shown in Figure 5.2. However, t
- Page 111 and 112: 5.1.2 Material Properties Many pack
- Page 113 and 114: strain rate sensitivity. The evolut
- Page 115 and 116: Morris et a1 [96] used a double pow
- Page 117 and 118: focus on the time-dependent effects
- Page 119 and 120: 5.2 Modeling Procedure In this proj
- Page 121 and 122: Figure 5.6 The diagonal symmetry mo
- Page 123 and 124: 5.2.3 Meshing Table 5.2 Anand const
- Page 125 and 126: direction, but that the surface is
- Page 127 and 128: PREP7 tref,398 ! set zero strain te
- Page 129 and 130: 5.2.7 Thermal Fatigue Life Predicti
- Page 131 and 132: CHAPTER 6 CONCLUSIONS Wafer level c
- Page 133 and 134: References 1. Future Trends in Elec
- Page 135 and 136: 23. Electronic Packaging and Interc
- Page 137 and 138: 48. Ultra Low Stress and Low Temper
- Page 139 and 140: 70. Factors for Successful Wafer-Le
- Page 141 and 142: 92. Microstructural Dependendence o
Figure 4.3 The test board with the individual bonding site and its close-up view<br />
4.2.2 Die Placement<br />
Pick-and-place machines are used to place surface mount devices onto printed circuit<br />
boards. They are used <strong>for</strong> high speed, high precision placing of a broad range of electronic<br />
components. In general, the die placement cycle is composed of four steps: 1) pattern recognition<br />
of the substrate using local or global fiducials; 2) picking of the die; 3) die imaging and theta<br />
correction; and 4) die placement. In direct chip attach applications, the dies are sorted prior to<br />
the attachment, and presented <strong>for</strong> placement via either waffle packs or tape & reel. In most cases,<br />
flux dispensing and die placement operations are per<strong>for</strong>med on one machine. Approaches to<br />
accomplish the fluxing process include: 1) flooding the chip site by dispensing the flux, and then<br />
place the chip; and 2) dipping the die into a thin film of flux to coat the solder balls and then<br />
placing the chip onto the substrate. There are several key considerations <strong>for</strong> the die placement<br />
such as the placement speed, <strong>for</strong>ce of placement, material properties of the flux, die metrics (size,<br />
80