Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
38. Critical Issues of <strong>Wafer</strong> <strong>Level</strong> <strong>Chip</strong> <strong>Scale</strong> Package (WLCSP) With Emphasis on Cost<br />
Analysis and Solder Joint Reliability, John H. Lau, IEEE Transactions on electronic<br />
packaging manufacturing, Vol. 25, No. 1, 2002<br />
39. http://www.siliconfareast.com/rel.html<br />
40. A Study of Board <strong>Level</strong> Reliability Test with Bump Structure of WLCSP Lead-free<br />
Solder Joints, Kao, Frank, Proceedings of Technical Papers, IMPACT, p 323-326, 2007<br />
41. Board-<strong>Level</strong> Reliability of Pb-Free Solder Joints of TSOP and Various CSPs, Seung<br />
Wook Yoon, IEEE Transactions on electronic packaging manufacturing, Vol. 28, No. 2,<br />
2005<br />
42. Low Cost Flip <strong>Chip</strong> Technologies: <strong>for</strong> DCA, WLCSP, and PBGA Assembles, John H.<br />
Lau, McGraw-Hill (New York, ZOOO), pp. 324-329,2000<br />
43. Reliability Characterization in Ultra CSPTM Package Development, Hong Yang,<br />
Electronic Components and Technology Conference, p1376-1383,2000<br />
44. W. C. Lo et al, Hectronics Packaging Technology Conf, pp, 218-222,2002<br />
45. Integration of a Low Stress Photopatternable Silicone into a <strong>Wafer</strong> <strong>Level</strong> Package, G.<br />
Gardner et al, Proc 54th Electronic Components and Technology Conf, Las Vegas, 2004,<br />
pp. 170-174<br />
46. <strong>Chip</strong> <strong>Scale</strong> Package CSP: Design, Materials, and applications, John H. Lau, McGraw-Hill,<br />
pp. 487-494,1999<br />
47. Lost cost flip chip technologies <strong>for</strong> DCA. W LCSP, and PBGA Assemblies, John H. Lau,<br />
McGraw-Hill, pp. 344-348,2000<br />
124