Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Enhanced Polymer Passivation Layer for Wafer Level Chip Scale ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
PREP7<br />
tref,398 ! set zero strain temp at 125 o C<br />
toffset,0 ! temp offset<br />
tref,398 ! set zero strain temp at 125 o C<br />
autots,on ! turn on auto time step<br />
/SOLU<br />
bf,all,temp,218 ! apply temp to all nodes at -55 o C<br />
kbc,0 ! linearly ramp loads<br />
time,900 ! set time <strong>for</strong> 15 minutes<br />
solve ! solve load step<br />
save<br />
bf,all,temp,218 ! apply temp to all nodes at -55 o C<br />
kbc,1 ! maintain loads<br />
time,2700 ! set time <strong>for</strong> 45 minutes<br />
solve ! solve load step<br />
save<br />
bf,all,temp,398 ! apply temp to all nodes at 125 o C<br />
kbc,0 ! linearly ramp loads<br />
time,3600 ! set time <strong>for</strong> 60minutes<br />
solve ! solve load step<br />
save<br />
bf,all,temp,398 ! apply temp to all nodes at 125 o C<br />
kbc,1 ! maintain loads<br />
time,5400 ! set time <strong>for</strong> 90minutes<br />
solve ! solve load step<br />
save<br />
finish<br />
5.2.6 Fatigue Model Results<br />
The results of the simulation are shown in Figure 5.9. It can be seen that the maximum<br />
Von Mises stress in the Solderbrace-coated models appears inside the solder ball while the<br />
maximum damage was seen inside the Si pad <strong>for</strong> the control (non-coating) models. These<br />
115