Microsoft PowerPoint ... - Cadence

More documents

Recommendations

Info

SOC Physical Synthesis Flow 9/25/07 RTL RTL Compiler Synthesis Scan Insertion Encounter Floorplanning Spare Insertion Encounter Placement Timing Optimization Encounter Clock Tree Synthesis Timing Optimization LEC Logic Equivalency Custom Macros NanoRoute Preroutes Routing Post Route Opt Well Taps, Antenna, Noise Hold Time Optimization ECO Steps: Max/Min Trans, VT Swap ECOs, Yield Opt PostGDS DRC, Clock Shield Timing, Celtic, VoltageStorm Analysis Encounter Encounter Encounter CCO Phys Verif RLM for Full Chip Assembly (GDS, Verilog) 4
CCO Integration in Flow 9/25/07 Encounter (Design Cockpit) Design Data (DEF,LEF, Double via LEF) (def2oa, lef2oa, Tech Data LEF) Setup Control File CCO DEF from OA (oa2def): Partial or Incremental Tech Rules TCL Flow File Templates 5
Page 1 and 2: 9/25/07 Using Cadence Chip Optmizer
Page 3: Background SoC Design Semi-Custom
Page 7 and 8: Wire Widening Timing Improvements
Page 9 and 10: Shorts and DRC Reduction Encounter
Page 11 and 12: Examples of Design Rule Coding Min
Page 13 and 14: Yield Optimization Optimization of
Page 15 and 16: Jog Removal Before and After CCO s
Page 17 and 18: Summary CCO Integration with Encou
Page 19 and 20: Acknowledgments Cadence Design Sys

Microsoft PowerPoint ... - Cadence

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?