Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Acknowledgements
Firstly, I’d like to thank my supervisor, Wayne Luk, for invaluable discussions and support
throughout this project and the work that has preceded it.
I’d also like to thank all the past and present members of the Custom Computing research
group for general help and advice. Particular thanks are due to Tobias Becker, Jacob Bower,
Arran Derbyshire, Rob Dimond and Henry Styles for pointing me in interesting directions,
reading drafts, stating the obvious when I had missed it or simply sharing their experience
of where it’s best to aim kicks at expensive bits of FPGA hardware in order to get them to
do what you want them to.
I owe a debt of gratitude to those who have developed the tools I have used in this project,
most especially the people at University of Cambridge, TU Munich and elsewhere who are
responsible for Isabelle. Thanks are definitely due to the members of the isabelle-users
mailing list, particularly Larry Paulson and Tobias Nipkow, for answering my Isabelle-related
questions.
Finally, I’d like to thank the friends and family who have put up with me all these years and
especially Nia who has had to listen to me talk endlessly about hardware verification and
synthesis and yet has managed, most of the time, to pretend that it is interesting.
ii