Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ... Verification of Parameterised FPGA Circuit Descriptions with Layout ...

24.04.2013 Views

APPENDIX D. CIRCUIT LAYOUT CASE STUDIES 272 section {* Validity of width and height functions *} theorem height_ge0_int : "!! (bits::int) (a::(wire)vector) (b::(wire)vector) (c::( wire)vector). 0

APPENDIX D. CIRCUIT LAYOUT CASE STUDIES 273 ((0::int)

APPENDIX D. CIRCUIT LAYOUT CASE STUDIES 273<br />

((0::int)

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!