24.04.2013 Views

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

APPENDIX C. PLACED COMBINATOR LIBRARIES 266<br />

theorem "!! (n::int) (R::(((’t20*’t20)=>’t20=>bool,(’t20*’t20)=>’t20=>int)block)) (i<br />

::(’t20)vector) (o_::’t20). [| if n = 0 then o_ = i else Def (i ;;; half $ (m<br />

div 2) ;;; (st1_in, st2_in)) & (if (n mod 2) = 0 then (struct (int2nat (n - 1))<br />

R st1_in st1_out) & Def ((st1_out, st2_out) ;;; R ;;; o_) & (struct (int2nat (n<br />

- 1)) R st2_in st2_out) else (struct (int2nat (n - 1)) R st1_in st1_out) & Def<br />

((st1_out, st2_out) ;;; R ;;; o_) & (struct (int2nat (n - 1)) R st2_in st2_out))<br />

; m = (2 pwr n) ; ALL (qs67::(’t20*’t20)) (qs68::’t20). 0

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!