24.04.2013 Views

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

APPENDIX C. PLACED COMBINATOR LIBRARIES 265<br />

st2_out) ;;; R ;;; o_)) + (width (int2nat (n - 1)) R st2_in st2_out)) ((max<br />

((width (int2nat (n - 1)) R st1_in st1_out) + (Width ((st1_out, st2_out) ;;;<br />

R ;;; o_))) (width (int2nat (n - 1)) R st1_in st1_out)))))) & ((0 + (height (<br />

int2nat (n - 1)) R st1_in st1_out))

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!