24.04.2013 Views

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

APPENDIX B. THEORETICAL BASIS FOR LAYOUT REASONING 205<br />

theorem sum_nlem_zero [simp]: "!! (m::int) (n::int) f. [| n < m |] ==> sum (m, n, f)<br />

= 0"<br />

by (simp add: sum.simps)<br />

theorem sum_simp_xnotinf: "!! (m::int) (n::int) f. sum(m, n, %x. f) = (if m maxf(m, n, f)<br />

= 0"<br />

by (simp add:maxf.simps)<br />

theorem maxf_simp_xnotinf: "!! (m::int) (n::int) f. maxf(m, n, %x. f) = (if m

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!