24.04.2013 Views

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

APPENDIX B. THEORETICAL BASIS FOR LAYOUT REASONING 197<br />

apply (simp del: maxf.simps)<br />

apply (rule conjI)<br />

apply (rule impI)<br />

defer<br />

apply (rule impI)<br />

apply (rule exI)<br />

apply (rule conjI)<br />

defer<br />

apply (rule conjI)<br />

defer<br />

apply (simp)<br />

defer<br />

by (simp, simp, auto)<br />

theorem maxf_is_maxf: "!! b t f. [| b

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!