24.04.2013 Views

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

Verification of Parameterised FPGA Circuit Descriptions with Layout ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

APPENDIX B. THEORETICAL BASIS FOR LAYOUT REASONING 196<br />

apply (rule conjI)<br />

apply (simp)<br />

apply (rule impI)<br />

apply (simp (no_asm_simp) add: Let_def del: maxf.simps)<br />

apply (simp only: z_leqplusone)<br />

apply (simp only: logic_rearr)<br />

apply (rule allI)<br />

apply (rule logic_rearr2)<br />

apply (simp only: le_max_iff_disj)<br />

apply (simp)<br />

apply (simp only: le_max_iff_disj)<br />

apply (simp)<br />

done<br />

theorem maxf_fmax: "!! b t f x. [| b b

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!