Verification of Parameterised FPGA Circuit Descriptions with Layout ...

BIBLIOGRAPHY 179
[41] Y. Li and M. Leeser. HML, a novel hardware description language and its translation
to VHDL. IEEE Trans. on Very Large Scale Integration Systems, 8(1):1–8, 2000.
[42] H. Lim and E. E. Swartzlander. Multidimensional systolic arrays for the implementation
of discrete fourier transforms. IEEE Trans. Signal Processing, 47(5):1359–1370, May
1999.
[43] N. Ling and M. A. Bayoumi. The design and implementation of multidimensional systolic
arrays for DSP applications. In Proc. ICASSP-89: Intl. Conf. on Acoustics, Speech, and
Signal Processing, pages 1142–1145. IEEE, 1989.
[44] W. Luk. Systolic band-matrix multipliers. Electronics Letters, 26(6):403–405, March
1990.
[45] W. Luk. Systematic serialisation of array-based architectures. Integration, the VLSI
Journal, 14(3):333–360, February 1993.
[46] W. Luk and S. McKeever. Pebble: a language for parameterised and reconfigurable
hardware design. In R. W. Hartenstein and A. Keevallik, editors, Proc. FPL’98: Field-
Programmable Logic and Applications, volume 1482 of LNCS, pages 9–18. Springer-
Verlag, 1998.
[47] W. Luk, N. Shirazi, and P. Y. K. Cheung. Compilation tools for run-time reconfig-
urable designs. In Proc. FCCM’97: 5th IEEE Symp. on Field-Programmable Custom
Computing Machines, pages 56–65. IEEE Computer Society, 1997.
[48] S. McKeever and W. Luk. Towards provably-correct hardware compilation tools based
on pass separation techniques. In Proc. CHARME ’01: 11th Conf. on Correct Hardware
Design and Verification Methods, volume 2144 of LNCS, pages 212–227, London, UK,
2001. Springer-Verlag.
[49] S. McKeever, W. Luk, and A. Derbyshire. Compiling hardware descriptions with relative
placement information for parameterised libraries. In M. Aagaard and J. O’Leary, edi-
tors, Proc. FMCAD 2002: 4th Intl. Conf. Formal Methods in Computer-Aided Design,
volume 2517 of LNCS, pages 342–359. Springer-Verlag, 2002.