Verification of Parameterised FPGA Circuit Descriptions with Layout ...

BIBLIOGRAPHY 176
cuit Design: Theory, Practice and Experience, pages 129–156. North-Holland/Elsevier,
June 1992.
[9] R. S. Boyer and J. S. Moore. A Computational Logic. Academic Press, NY, 1979.
[10] B. Brock, M. Kaufmann, and J. S. Moore. ACL2 theorems about commercial micro-
processors. In M. K. Srivas and A. J. Camilleri, editors, FMCAD’96: First International
Conference on Formal Methods in Computer Aided Design, volume 1166 of LNCS, pages
275–293, Palo Alto, California, USA, 1996. Springer-Verlag.
[11] R. E. Bryant. Symbolic boolean manipulation with ordered binary-decision diagrams.
ACM Computing Surveys, 24(3):293–318, 1992.
[12] Celoxica. Handel-C Lanuage Reference Manual, 2001.
[13] J. Cong and Y. Ding. FlowMap: An optimal technology mapping algorithm for delay
optimization in lookup-table based FPGA designs. IEEE Trans. Computer Aided Design
of Integrated Circuits and Systems, 13(1):1–12, 1994.
[14] L. Damas and R. Milner. Principal type-schemes for functional programs. In POPL ’82:
Proc. 9th ACM Symp. on Principles of Programming Languages, pages 207–212. ACM
Press, 1982.
[15] A. Derbyshire and W. Luk. Compiling run-time parametrisable designs. In Proc.
FPT’02: IEEE Intl. Conf. on Field-Programmable Technology, pages 44–51, December
2002.
[16] E. W. Dijkstra. Selected Writings on Computing: A Personal Perspective. Springer-
Verlag, 1982.
[17] H. Fan, J. Liu, and Y.-L. Wu. General models for optimum arbitrary-dimension FPGA
switch box designs. In Proc. IEEE/ACM Conf. CAD (ICCAD), pages 93–98, 2000.
[18] A. C. J. Fox. Formal specification and verification of ARM6. In D. Basin and B. Wolff,
editors, TPHOLS’03: 16th International Conference on Theorem Proving in Higher
Order Logics, volume 2758 of LNCS. Springer-Verlag, 2003.