Accurate PLL Characterization Using Virtuoso Spectre RF Noise ...
Accurate PLL Characterization Using Virtuoso Spectre RF Noise ...
Accurate PLL Characterization Using Virtuoso Spectre RF Noise ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
23<br />
September 17, 2007<br />
PPV versus transistor-level Settling time<br />
Simulation<br />
results<br />
<strong>Spectre</strong><br />
Transistor level<br />
simulation<br />
PPV Sampling*=1 46 hours<br />
Experimental data extracted from <strong>PLL</strong> test circuit<br />
available in Cadence <strong>RF</strong> kit ([8] and [9])<br />
<strong>Spectre</strong><br />
PPV CMI/VerilogA<br />
simulation<br />
Simulation<br />
Ratio<br />
10.8 s 15285<br />
(165.08Ks)<br />
PPV Sampling*=50 8 min 35s (515s) 320<br />
*Sampling refers to the number of sample points per period. To calculate the phase accurately, the transient time step is<br />
bounded as ((1/(vco frequency)) / sample points per period