Accurate PLL Characterization Using Virtuoso Spectre RF Noise ...

Accurate PLL Characterization Using Virtuoso Spectre RF Noise ... Accurate PLL Characterization Using Virtuoso Spectre RF Noise ...

29.03.2013 Views

12 Model Overview • • • • • • Noise-Aware PLL flow supports extraction and modeling of Voltage Controlled Oscillator, Phase/Frequency Detector, Charge Pump, Divider VCO Model supports – Single-ended VCO outputs. – Sensitivity to Tuning Voltage, Positive Power Supply, and Negative Power Supply. Phase/Frequency Detector and Charge Pump – P/FD and CP are merged. . Divider model – Divider noise is not extracted. – The divider is merged into the VCO for faster simulation. Models are single-ended, voltage output levels Two types of models are generated – CMI model will not be editable. – Verilog-A model will be editable and designers will be able to extend the model themselves. September 17, 2007

13 Non-Linear VCO Modeling • • Why do we need nonlinear oscillator models? – – September 17, 2007 Oscillators are fundamentally nonlinear systems. Linear oscillator models often fail to accurately predict oscillation amplitude and phase deviations under perturbations [1]. Nonlinear oscillator models can capture the nonlinear dynamics of oscillators such as injection locking, power supply interference, cycle slipping, …

12<br />

Model Overview<br />

•<br />

•<br />

•<br />

•<br />

•<br />

•<br />

<strong>Noise</strong>-Aware <strong>PLL</strong> flow supports extraction and modeling of Voltage<br />

Controlled Oscillator, Phase/Frequency Detector, Charge Pump, Divider<br />

VCO Model supports<br />

– Single-ended VCO outputs.<br />

– Sensitivity to Tuning Voltage, Positive Power Supply, and Negative<br />

Power Supply.<br />

Phase/Frequency Detector and Charge Pump<br />

– P/FD and CP are merged. .<br />

Divider model<br />

– Divider noise is not extracted.<br />

– The divider is merged into the VCO for faster simulation.<br />

Models are single-ended, voltage output levels<br />

Two types of models are generated<br />

– CMI model will not be editable.<br />

– Verilog-A model will be editable and designers will be able to extend the<br />

model themselves.<br />

September 17, 2007

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!