Hardware Functional Specification - SE Spezial-Electronic AG

Page 44 Epson Research and Development
Vancouver Design Center
10.2 Register Restrictions
10.3 Register Descriptions
10.3.1 System Control Registers
SYSTEM SET
All reserved bits must be set to 0 unless otherwise specified. Writing a value to a reserved
bit may produce undefined results. Bits marked as n/a have no hardware effect.
The following registers initialize the S1D13700F00, set the window sizes, and select the
LCD interface format. Incorrect configuration of these registers may cause other
commands to operated incorrectly. For an example initialization of the S1D13700F00, see
Section 15.1.2, “Initialization Example” on page 101.
The SYSTEM SET command is used to initialize the S1D13700F00 and the display when
indirect addressing is used. The values from REG[00h] through REG[07h] are passed as
parameters when the SYSTEM SET command is issued. For further information on the
SYSTEM SET command, see Section 11.1.1, “SYSTEM SET” on page 69.
REG[00h] Memory Configuration Register
Address = 8000h Read/Write
n/a
Screen Origin
Compensation
Reserved
Note
When REG[00h] is written to, the S1D13700F00 automatically performs the following
functions.
1. Resets the internal timing generator
2. Disables the display
3. When indirect addressing mode is selected, completes and exits power save mode
S1D13700F00 Hardware Functional Specification
X42A-A-001-04 Issue Date: 2004/10/18
Revision 4.0
Panel Drive
Select
Character Height Reserved
Character
Generator Select
7 6 5 4 3 2 1 0