4 Instruction tables - Agner Fog

Wolfdale
Other
FNOP 1 1 1 float 1
WAIT 2 2 x x x float 1
FNCLEX 4 4 x x float 15
FNINIT 15 15 x x x float 63
Notes:
d) Round divisors or low precision give low values.
f) Resolved by register renaming. Generates no μops in the unfused domain.
g) SSE3 instruction set.
Integer MMX and XMM instructions
Instruction Operands μops μops unfused domain Unit LatenReci- fused
cyprocaldomain p015 p0 p1 p5 p2 p3 p4
throughput
Move instructions
MOVD k) r32/64,(x)mm 1 1 x x x int 2 0.33
MOVD k) m32/64,(x)mm 1 1 1 3 1
MOVD k) (x)mm,r32/64 1 1 x x int 2 0.5
MOVD k) (x)mm,m32/64 1 1 int 2 1
MOVQ (x)mm, (x)mm 1 1 x x x int 1 0.33
MOVQ (x)mm,m64 1 1 int 2 1
MOVQ m64, (x)mm 1 1 1 3 1
MOVDQA xmm, xmm 1 1 x x x int 1 0.33
MOVDQA xmm, m128 1 1 int 2 1
MOVDQA m128, xmm 1 1 1 3 1
MOVDQU m128, xmm 9 4 x x x 1 2 2 3-8 4
MOVDQU xmm, m128 4 2 x x 2 int 2-8 2
LDDQU g) xmm, m128 4 2 x x 2 int 2-8 2
MOVDQ2Q mm, xmm 1 1 x x x int 1 0.33
MOVQ2DQ xmm,mm 1 1 x x x int 1 0.33
MOVNTQ m64,mm 1 1 1 2
MOVNTDQ m128,xmm 1 1 1 2
MOVNTDQA j)
PACKSSWB/DW PACKxmm,
m128 1 1 2 1
USWB
PACKSSWB/DW PACKmm,mm
1 1 1 int 1 1
USWB
PACKSSWB/DW PACKmm,m64
1 1 1 1 int 1
USWB
PACKSSWB/DW PACKxmm,xmm
1 1 1 int 1 1
USWB
xmm,m128 1 1 1 1 int 1
PACKUSDW j) xmm,xmm 1 1 1 int 1 1
PACKUSDW j) xmm,m 1 1 1 1 int 1
PUNPCKH/LBW/WD/DQ mm,mm 1 1 1 int 1 1
PUNPCKH/LBW/WD/DQ mm,m64 1 1 1 1 int 1
PUNPCKH/LBW/WD/DQ xmm,xmm 1 1 1 int 1 1
PUNPCKH/LBW/WD/DQ xmm,m128 1 1 1 1 int 1
PUNPCKH/LQDQ xmm,xmm 1 1 1 int 1 1
PUNPCKH/LQDQ xmm, m128 2 1 1 1 int 1
Page 99