4 Instruction tables - Agner Fog

More documents

Recommendations

Info

K10 AMD K10 List of instruction timings and macro-operation breakdown Explanation of column headings: Instruction: Instruction name. cc means any condition code. For example, Jcc can be JB, JNE, etc. Operands: i = immediate constant, r = any register, r32 = 32-bit register, etc., mm = 64 bit mmx register, xmm = 128 bit xmm register, sr = segment register, m = any memory operand including indirect operands, m64 means 64-bit memory operand, etc. Ops: Latency: Reciprocal throughput: Execution unit: Number of macro-operations issued from instruction decoder to schedulers. Instructions with more than 2 macro-operations use microcode. This is the delay that the instruction generates in a dependency chain. The numbers are minimum values. Cache misses, misalignment, and exceptions may increase the clock counts considerably. Floating point operands are presumed to be normal numbers. Denormal numbers, NAN's, infinity and exceptions increase the delays. The latency listed does not include the memory operand where the operand is listed as register or memory (r/m). This is also called issue latency. This value indicates the average number of clock cycles from the execution of an instruction begins to a subsequent independent instruction of the same kind can begin to execute. A value of 1/3 indicates that the execution units can handle 3 instructions per clock cycle in one thread. However, the throughput may be limited by other bottlenecks in the pipeline. Indicates which execution unit is used for the macro-operations. ALU means any of the three integer ALU's. ALU0_1 means that ALU0 and ALU1 are both used. AGU means any of the three integer address generation units. FADD means floating point adder unit. FMUL means floating point multiplier unit. FMISC means floating point store and miscellaneous unit. FA/M means FADD or FMUL is used. FANY means any of the three floating point units can be used. Two macro-operations can execute simultaneously if they go to different execution units. Integer instructions Instruction Move instructions Operands Ops Latency Reciprocal throughput Execution unit Notes MOV r,r 1 1 1/3 ALU MOV r,i 1 1 1/3 ALU MOV r8,m8 1 4 1/2 ALU, AGU Any addressing MOV MOV MOV r16,m16 r32,m32 r64,m64 1 1 1 4 3 3 1/2 1/2 1/2 ALU, AGU AGU AGU mode. Add 1 clock if code segment base ≠ 0 MOV m8,r8H 1 8 1/2 AGU AH, BH, CH, DH Any other 8-bit MOV m8,r8L 1 3 1/2 AGU register MOV m16/32/64,r 1 3 1/2 AGU Any addressing MOV m,i 1 3 1/2 AGU mode MOV m64,i32 1 3 1/2 AGU MOV r,sr 1 3-4 1/2 MOV sr,r/m 6 8-26 8 from AMD manual Page 26
K10 MOVNTI m,r 1 1 AGU MOVZX, MOVSX r,r 1 1 1/3 ALU MOVZX, MOVSX r,m 1 4 1/2 ALU, AGU MOVSXD r64,r32 1 1 1/3 ALU MOVSXD r64,m32 1 4 1/2 ALU, AGU CMOVcc r,r 1 1 1/3 ALU CMOVcc r,m 1 4 1/2 ALU, AGU XCHG r,r 2 1 1 ALU XCHG r,m 2 21 19 ALU, AGU Timing depends on hw XLAT 2 5 5 ALU, AGU PUSH r 1 1/2 ALU, AGU PUSH i 1 1/2 ALU, AGU PUSH m 2 1 ALU, AGU PUSH sr 2 1 ALU, AGU PUSHF(D/Q) 9 3 ALU, AGU PUSHA(D) 9 6 6 ALU, AGU POP r 1 1/2 ALU, AGU POP m 3 3 1 ALU, AGU POP DS/ES/FS/GS 6 10 8 ALU, AGU POP SS 10 26 16 ALU, AGU POPF(D/Q) 28 16 11 ALU, AGU POPA(D) 9 6 6 ALU, AGU LEA r16,[m] 2 3 1 ALU, AGU Any address size ≤ 2 source LEA r32/64,[m] 1 1 1/3 ALU operands LEA r32/64,[m] 1 2 1/3 AGU W. scale or 3 opr. LAHF 4 3 2 ALU SAHF 1 1 1/3 ALU SALC 1 1 1 ALU LDS, LES, ... r,m 10 10 BSWAP r 1 1 1/3 ALU PREFETCHNTA m 1 1/2 AGU PREFETCHT0/1/2 m 1 1/2 AGU SFENCE 6 8 LFENCE 1 1 MFENCE 4 33 IN r,i/DX ~270 OUT i/DX,r ~300 Arithmetic instructions ADD, SUB r,r/i 1 1 1/3 ALU ADD, SUB r,m 1 1/2 ALU, AGU ADD, SUB m,r 1 4 1 ALU, AGU ADC, SBB r,r/i 1 1 1/3 ALU ADC, SBB r,m 1 1/2 ALU, AGU ADC, SBB m,r/i 1 4 1 ALU, AGU CMP r,r/i 1 1 1/3 ALU CMP r,m 1 1/2 ALU, AGU INC, DEC, NEG r 1 1 1/3 ALU INC, DEC, NEG m 1 7 2 ALU, AGU Page 27
Page 1 and 2: Introduction 4 Instruction tables L
Page 3 and 4: Definition of terms Operands Latenc
Page 5 and 6: Definition of terms It is not possi
Page 7 and 8: AMD K7 AMD K7 List of instruction t
Page 9 and 10: AMD K7 IMUL r32,r32/m32 2 4 2.5 ALU
Page 11 and 12: AMD K7 Other NOP (90) 1 0 1/3 ALU L
Page 13 and 14: AMD K7 PUNPCKH/LBW/WD mm,r/m 1 2 2
Page 15 and 16: AMD K7 Integer instructions PAVGUSB
Page 17 and 18: MOVNTI m,r 1 2-3 AGU MOVZX, MOVSX r
Page 19 and 20: RCL, RCR m,1 1 7 4 ALU, AGU RCL m,i
Page 21 and 22: K8 FNSTSW m16 2 8 FMISC, ALU do. FN
Page 23 and 24: PADDB/W/D/Q PADDSB/W PADDUSB/W PSUB
Page 25: MAXSS/D MINSS/D r,r/m 1 2 1 FADD MA
Page 29 and 30: K10 RCR m,CL 8 7 5 ALU, AGU SHLD, S
Page 31 and 32: K10 FADD(P),FSUB(R)(P) r/m 1 4 1 FA
Page 33 and 34: K10 PADDB/W/D/Q PADDSB/W PADDUSB/W
Page 35 and 36: K10 LDMXCSR m 12 12 10 STMXCSR m 3
Page 37 and 38: Bulldozer Integer instructions Inst
Page 39 and 40: Bulldozer TEST m,r 1 0.5 EX01 TEST
Page 41 and 42: Bulldozer FLD m80 8 14 4 fp FBLD m8
Page 43 and 44: Bulldozer MASKMOVQ mm,mm 31 38 37 P
Page 45 and 46: Bulldozer MOVDDUP x,x 1 2 1 P1 ivec
Page 47 and 48: Logic AND/ANDN/OR/XORPS/ PD VAND/AN
Page 49 and 50: Bobcat AMD Bobcat List of instructi
Page 51 and 52: Bobcat IMUL r16,(r16),i 2 4 3 I0 IM
Page 53 and 54: Bobcat Move instructions FLD r 1 2
Page 55 and 56: Bobcat PUNPCKH/LBW/WD/ DQ PUNPCKH/L
Page 57 and 58: Bobcat MOVSHDUP, MOVSLDUP r,m 2 12
Page 59 and 60: Intel Pentium Intel Pentium and Pen
Page 61 and 62: Intel Pentium REP MOVS 12+n g) np S
Page 63 and 64: s Intel Pentium May be up to 3 cloc
Page 65 and 66: Pentium II and III PUSHF(D) 3 11 1
Page 67 and 68: Pentium II and III a) Faster under
Page 69 and 70: Pentium II and III PMOVMSKB d) r32,
Page 71 and 72: Pentium M Intel Pentium M, Core Sol
Page 73 and 74: Pentium M DIV IDIV r16 4 3 1 15-24
Page 75 and 76: Pentium M FLD r 1 1 1 FLD m32/64 1
Page 77 and 78:
Pentium M MOVNTDQ PACKSSWB/DW m128,
Page 79 and 80:
Pentium M MOVUPS/D m128,xmm 8 4 2 2
Page 81 and 82:
Pentium M RSQRTSS xmm,xmm 1 1 3 1 R
Page 83 and 84:
Merom Move instructions MOV r,r/i 1
Page 85 and 86:
Merom ROR ROL m,i/cl 3 2 x x 1 1 1
Page 87 and 88:
Merom FLDPI FLDL2E etc. 2 2 2 float
Page 89 and 90:
Merom PALIGNR h) xmm,m128,i 2 2 x x
Page 91 and 92:
Merom UNPCKH/LPD xmm,m128 2 1 1 1 f
Page 93 and 94:
Wolfdale Intel Core 2 (Wolfdale, 45
Page 95 and 96:
Wolfdale ADC SBB r,m 2 2 x x x 1 2
Page 97 and 98:
Wolfdale LODS 3 2 1 1 REP LODS 4+7n
Page 99 and 100:
Wolfdale Other FNOP 1 1 1 float 1 W
Page 101 and 102:
Wolfdale Arithmetic instructions PA
Page 103 and 104:
Wolfdale SHUFPS xmm,m128,i 2 1 1 1
Page 105 and 106:
Wolfdale DPPD j) xmm,m128,i 4 4 x x
Page 107 and 108:
Latency: Reciprocal throughput: Neh
Page 109 and 110:
Nehalem CBW CWDE CDQE 1 1 x x x int
Page 111 and 112:
Nehalem Floating point x87 instruct
Page 113 and 114:
Nehalem MOVNTDQA j) PACKSSWB/DW PAC
Page 115 and 116:
Nehalem PHMINPOSUW j) PABSB PABSW P
Page 117 and 118:
Nehalem CVTDQ2PS xmm,xmm 1 1 1 floa
Page 119 and 120:
Sandy Bridge Intel Sandy Bridge Lis
Page 121 and 122:
Sandy Bridge INC DEC NEG NOT r 1 1
Page 123 and 124:
Sandy Bridge CALL m 3 2 1 2 1 2 RET
Page 125 and 126:
Sandy Bridge FYL2XP1 464 464 726 FP
Page 127 and 128:
Sandy Bridge PCMPEQ/GTB/W/D (x)mm,m
Page 129 and 130:
Sandy Bridge MOVMSKPS/D r32,x 1 1 1
Page 131 and 132:
Sandy Bridge ADDSS/D SUBSS/D x,x 1
Page 133 and 134:
Pentium 4 Intel Pentium 4 List of i
Page 135 and 136:
Pentium 4 SFENCE 4 2 40 sse LFENCE
Page 137 and 138:
Pentium 4 RETF i 4 33 11 0 86 IRET
Page 139 and 140:
Pentium 4 Math FSQRT 1 0 43 0 43 1
Page 141 and 142:
Pentium 4 PMIN/MAXSW r,r/m 1 0 2 1
Page 143 and 144:
Pentium 4 h) Throughput of FP-MUL u
Page 145 and 146:
Prescott MOV r64,i64 2 0 0 1 1 alu1
Page 147 and 148:
Prescott IDIV r8/m8 1 21 76 0 34 1
Page 149 and 150:
Prescott RDPMC (bit 31 = 1) 1 37 10
Page 151 and 152:
Prescott Other FNOP 1 0 1 0 1 0 mov
Page 153 and 154:
Prescott Other EMMS Notes: 10 10 12
Page 155 and 156:
Atom Intel Atom List of instruction
Page 157 and 158:
Atom IMUL r16,r16 2 ALU0, Mul 6 5 I
Page 159 and 160:
Atom NOP (90) 1 ALU0/1 1/2 Long NOP
Page 161 and 162:
Atom PACKSSWB/DW PACKUSWB (x)mm, (x
Page 163 and 164:
Atom HADDPS HSUBPS xmm,xmm 5 FP0+1
Page 165 and 166:
VIA Nano 2000 MOVSX MOVSXD MOVZX r,
Page 167 and 168:
VIA Nano 2000 SETcc m 1 CLC STC CMC
Page 169 and 170:
VIA Nano 2000 FABS 1 MB 1 1 FCHS 1
Page 171 and 172:
VIA Nano 2000 Floating point XMM in
Page 173 and 174:
VIA Nano 2000 REP XCRYPTECB 192 bit
Page 175 and 176:
Nano 3000 MOVSX MOVZX r,r 1 I12 1 1
Page 177 and 178:
Nano 3000 Control transfer instruct
Page 179 and 180:
Nano 3000 FCOMPP FUCOMPP 1 MB 1 FCO
Page 181 and 182:
PABSB PABSW PABSD PSIGNB PSIGNW PSI
Page 183:
Nano 3000 Other LDMXCSR m32 31 STMX
show all

4 Instruction tables - Agner Fog

Create successful ePaper yourself

Delete template?

Save as template?