4 Instruction tables - Agner Fog
4 Instruction tables - Agner Fog
4 Instruction tables - Agner Fog
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
VIA Nano 2000<br />
MOVSX MOVSXD<br />
MOVZX<br />
r,r 1 I2 1 1<br />
MOVSX MOVSXD r,m 2 LD, I2 3 1<br />
MOVZX r,m 1 LD 2 1<br />
CMOVcc r,r 2 I1, I2 2 1<br />
CMOVcc r,m LD, I1 5 2<br />
XCHG r,r 3 I2 3 3<br />
XCHG r,m 20 20 Implicit lock<br />
XLAT m 6<br />
PUSH r SA, ST 1-2<br />
PUSH i SA, ST 1-2<br />
PUSH m Ld, SA, ST 2<br />
PUSH sr 17<br />
PUSHF(D/Q) 8 8<br />
PUSHA(D) 15 Not in x64 mode<br />
POP r LD 1.25<br />
POP (E/R)SP 4<br />
POP m 5<br />
POP sr 20<br />
POPF(D/Q) 9 9<br />
POPA(D) 12 Not in x64 mode<br />
LAHF 1 I1 1 1<br />
SAHF 1 I1 1 1<br />
SALC 9 6 Not in x64 mode<br />
LEA r,m 1 SA 1 1 3 clock latency on<br />
input register<br />
BSWAP<br />
LDS LES LFS LGS LSS<br />
r 1 I2 1 1<br />
m 30 30<br />
PREFETCHNTA m LD 1-2<br />
PREFETCHT0/1/2 m LD 1-2<br />
LFENCE 14<br />
MFENCE 14<br />
SFENCE 14<br />
Arithmetic instructions<br />
ADD SUB r,r/i 1 I12 1 1/2<br />
ADD SUB r,m 2 LD I12 1<br />
ADD SUB m,r/i 3 LD I12 SA ST 5 2<br />
ADC SBB r,r/i 1 I1 1 1<br />
ADC SBB r,m 2 LD I1 1<br />
ADC SBB m,r/i 3 LD I1 SA ST 5 2<br />
CMP r,r/i 1 I12 1 1/2<br />
CMP m,r/i 2 LD I12 1<br />
INC DEC NEG NOT r 1 I12 1 1/2<br />
INC DEC NEG NOT m 3 LD I12 SA ST 5<br />
AAA 37 Not in x64 mode<br />
AAS 37 Not in x64 mode<br />
DAA 22 Not in x64 mode<br />
DAS 24 Not in x64 mode<br />
Page 165