4 Instruction tables - Agner Fog

Atom
Intel Atom
List of instruction timings and μop breakdown
Explanation of column headings:
Instruction:
Instruction name. cc means any condition code. For example, Jcc can be JB,
JNE, etc.
Operands:
i = immediate data, r = register, mm = 64 bit mmx register, xmm = 128 bit xmm
register, (x)mm = mmx or xmm register, sr = segment register, m = memory,
m32 = 32-bit memory operand, etc.
μops: The number of μops from the decoder or ROM.
Unit:
Tells which execution unit is used. Instructions that use the same unit cannot
execute simultaneously.
ALU0 and ALU1 means integer unit 0 or 1, respectively.
ALU0/1 means that either unit can be used. ALU0+1 means that both units
are used.
Mem means memory in/out unit.
FP0 means floating point unit 0 (includes multiply, divide and other SIMD instructions).
FP1 means floating point unit 1 (adder).
MUL means multiplier, shared between FP and integer units.
DIV means divider, shared between FP and integer units.
np means not pairable: Cannot execute simultaneously with any other instruction.
Latency:
This is the delay that the instruction generates in a dependency chain. The
numbers are minimum values. Cache misses, misalignment, and exceptions
may increase the clock counts considerably. Floating point operands are presumed
to be normal numbers. Denormal numbers, NAN's and infinity increase
the delays very much, except in XMM move, shuffle and Boolean instructions.
Floating point overflow, underflow, denormal or NAN results give a similar
delay.
Reciprocal throughput:
Integer instructions
The average number of clock cycles per instruction for a series of independent
instructions of the same kind in the same thread.
Operands μops Unit Latency Reciprocalthroughput
Remarks
Move instructions
MOV r,r 1 ALU0/1 1 1/2
MOV r,i 1 ALU0/1 1 1/2
MOV r,m 1 ALU0, Mem 1-3 1 All addr. modes
MOV m,r 1 ALU0, Mem 1 1 All addr. modes
MOV m,i 1 ALU0, Mem 1
MOV r,sr 1 1 1
MOV m,sr 2 5
MOV sr,r 7 21
MOV sr,m 8 26
MOVNTI m,r 1 ALU0, Mem 2.5
MOVSX MOVZX MOVSXD r,r/m 1 ALU0 1 1
CMOVcc r,r 1 ALU0+1 2 2
Page 155