Sable CPU Module Specification
Share Embed Flag
Download ePaper

Sable CPU Module Specification

Sable CPU Module Specification Sable CPU Module Specification

people.freebsd.org
from people.freebsd.org More from this publisher
20.02.2013 Views

Figure 35: DECchip 21064 C_STAT Copyright © 1993 Digital Equipment Corporation. 63 15 14 4 3 2 0 RAZ Unpredictable RO Table 22: DECchip 21064 Cache Status Register Field Description Type 3 DC_HIT - This bit indicates whether the last load or store instruction processed by the Abox hit, (DC_ HIT set) or missed, (DC_HIT clear) the D-Cache. Loads that miss the D-Cache may be completed without requiring external reads. e.g. pending fill or pending store hits. 3.9.5 DECchip 21064-A275 Data Cache Status Register (C_STAT) Figure 36: DECchip 21064-A275 C_STAT RO R A Z DC_HIT DC_STAT 63 15 14 5 4 3 2 0 RAZ Unpredictable RO Read Only Functions Located on the DECchip 21064 71 DC_HIT DC_HIT DC_ERR DC_ERR DCEV_STAT

Copyright © 1993 Digital Equipment Corporation. Table 23: DECchip 21064-A275 Cache Status Register Field Description 5 IC_ERR - Set by ICache parity error. Cleared by read of C_STAT register. 4 DC_ERR - Set by Dcache parity error. Cleaered by read of C_STAT register. 3 DC_HIT - Same as existing hit bit in DECchip 21064. 2:0 DC_HIT (RO) This bit indicates whether the last load or store instruction processed by the Abox hit, (DC_HIT set) or missed, (DC_HIT clear) the D-Cache. Loads that miss the D-Cache may be completed without requiring external reads. e.g. pending fill or pending store hits. 72 Functions Located on the DECchip 21064

Copyright © 1993 Digital Equipment Corporation.<br />

Table 23: DECchip 21064-A275 Cache Status Register<br />

Field Description<br />

5 IC_ERR - Set by ICache parity error. Cleared by read of C_STAT register.<br />

4 DC_ERR - Set by Dcache parity error. Cleaered by read of C_STAT register.<br />

3 DC_HIT - Same as existing hit bit in DECchip 21064.<br />

2:0 DC_HIT (RO) This bit indicates whether the last load or store instruction processed by<br />

the Abox hit, (DC_HIT set) or missed, (DC_HIT clear) the D-Cache. Loads that miss<br />

the D-Cache may be completed without requiring external reads. e.g. pending fill or<br />

pending store hits.<br />

72 Functions Located on the DECchip 21064

logo

products

Resources

Company

Terms of service
Privacy policy
Cookie policy
Cookie settings
Imprint
Change language
Made with love in Switzerland
© 2024 Yumpu.com all rights reserved

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!