Sable CPU Module Specification
Sable CPU Module Specification Sable CPU Module Specification
Table 8: EXC_SUM Copyright © 1993 Digital Equipment Corporation. Field Description Tye 33 MSK - Exception Register Write Mask IPR Window. RC 8 IOV - Indicates Fbox Convert to Integer Overflow or Integer Arithmetic Overflow WA 7 INE - Indicates Floating Inexact Error WA 6 UNF - Indicates Floating Point Underflow WA 5 FOV - Indicates Floating Point Overflow WA 4 DZE - Indicates Divide by Zero WA 3 INV - Indicates Invalid Operation WA 2 SWC - Indicates Software Completion possible. The bit is set after a floating point instruction containing the /S modifier completes with an arithmetic trap and all previous floating point instructions that trapped since the last MTPR EXC_SUM also contained the /S modifier. The SWC bit is cleared whenever a floating point instruction without the /S modifier completes with an arithmetic trap. The bit remains cleared regardless of additional arithmetic traps until the register is written via an MTPR instruction. The bit is always cleared upon any MTPR write to the EXC_SUM register. WA Functions Located on the DECchip 21064 27
Copyright © 1993 Digital Equipment Corporation. 3.1.18 Privileged Architecture Library Base Register (PAL_BASE) The PAL base register is a read/write register containing the base address for PALcode. This register is cleared by hardware at reset. Figure 14: PAL_BASE 6 3 28 Functions Located on the DECchip 21064 3 3 4 3 1 1 4 3 IGN/RAZ PAL_BASE[33..14] IGN / RAZ 0 0 PAL_BASE
- Page 1 and 2: Sable CPU Module Specification This
- Page 3 and 4: CONTENTS Preface ..................
- Page 5 and 6: 3.9.6 Data Cache Address Register (
- Page 7 and 8: 7.1.1 Exception Handling ..........
- Page 9 and 10: 11.4 Environmental Specifications -
- Page 11 and 12: 25 MM_CSR .........................
- Page 13 and 14: 27 Base Addresses for CSRs . . . ..
- Page 15 and 16: Preface Scope and Organization of t
- Page 17 and 18: Copyright © 1993 Digital Equipment
- Page 19 and 20: CHAPTER 1 CPU MODULE COMPONENTS AND
- Page 21 and 22: Copyright © 1993 Digital Equipment
- Page 23 and 24: 1.2 The Alpha AXP Architecture Copy
- Page 25 and 26: Copyright © 1993 Digital Equipment
- Page 27 and 28: Copyright © 1993 Digital Equipment
- Page 29 and 30: Copyright © 1993 Digital Equipment
- Page 31 and 32: Copyright © 1993 Digital Equipment
- Page 33 and 34: Copyright © 1993 Digital Equipment
- Page 35 and 36: Copyright © 1993 Digital Equipment
- Page 37 and 38: Copyright © 1993 Digital Equipment
- Page 39 and 40: Copyright © 1993 Digital Equipment
- Page 41 and 42: Copyright © 1993 Digital Equipment
- Page 43: Copyright © 1993 Digital Equipment
- Page 47 and 48: Copyright © 1993 Digital Equipment
- Page 49 and 50: Copyright © 1993 Digital Equipment
- Page 51 and 52: Copyright © 1993 Digital Equipment
- Page 53 and 54: Copyright © 1993 Digital Equipment
- Page 55 and 56: Copyright © 1993 Digital Equipment
- Page 57 and 58: Copyright © 1993 Digital Equipment
- Page 59 and 60: Copyright © 1993 Digital Equipment
- Page 61 and 62: Copyright © 1993 Digital Equipment
- Page 63 and 64: Copyright © 1993 Digital Equipment
- Page 65 and 66: Copyright © 1993 Digital Equipment
- Page 67 and 68: Copyright © 1993 Digital Equipment
- Page 69 and 70: Copyright © 1993 Digital Equipment
- Page 71 and 72: Copyright © 1993 Digital Equipment
- Page 73 and 74: Copyright © 1993 Digital Equipment
- Page 75 and 76: Copyright © 1993 Digital Equipment
- Page 77 and 78: Copyright © 1993 Digital Equipment
- Page 79 and 80: Copyright © 1993 Digital Equipment
- Page 81 and 82: Copyright © 1993 Digital Equipment
- Page 83 and 84: Copyright © 1993 Digital Equipment
- Page 85 and 86: Copyright © 1993 Digital Equipment
- Page 87 and 88: Copyright © 1993 Digital Equipment
- Page 89 and 90: Copyright © 1993 Digital Equipment
- Page 91 and 92: Copyright © 1993 Digital Equipment
- Page 93 and 94: Copyright © 1993 Digital Equipment
Copyright © 1993 Digital Equipment Corporation.<br />
3.1.18 Privileged Architecture Library Base Register (PAL_BASE)<br />
The PAL base register is a read/write register containing the base address for PALcode.<br />
This register is cleared by hardware at reset.<br />
Figure 14: PAL_BASE<br />
6<br />
3<br />
28 Functions Located on the DECchip 21064<br />
3 3<br />
4 3<br />
1 1<br />
4 3<br />
IGN/RAZ PAL_BASE[33..14]<br />
IGN<br />
/<br />
RAZ<br />
0<br />
0<br />
PAL_BASE