Sable CPU Module Specification

More documents

Recommendations

Info

$Suleiman Souhlal 904-344-811 Math 4175 Project 1 In this report ...$

Copyright © 1993 Digital Equipment Corporation. Figure 81: Interprocessor Interrupt Request (IPIR-CSR11, offset = 0160) 6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 REQUEST NODE HALT INTERRUPT (RW) UNDEFINED (RW) REQUEST INT CPU (RW) 8 7 6 5 4 3 2 1 0 Figure 82: System Interrupt Clear Register (SIC-CSR12, offset = 0180) 6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 NODE HALT INTERRUPT CLEAR (RW) UNDEFINED (RO) SYSTEM EVENT CLEAR (RW) INTERVAL TIMER INTERRUPT CLEAR (RW) UNDEFINED (RW) System-bus ERROR INTERRUPT CLEAR (RW) UNDEFINED (RO) UNDEFINED (RO) Figure 83: Address Lock Register (ADLK-CSR13, offset = 01A0) 6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 LOCK ADDRESS (RO) LOCK ADDRESS VALID (RW) LOCK ADDRESS (RO) LOCK ADDRESS VALID (RW) 8 7 6 5 4 3 2 1 0 8 7 6 5 4 3 2 1 0 Sable CPU Module Register Reference Guide 221
Copyright © 1993 Digital Equipment Corporation. Figure 84: Miss Address Register Low (MADRL-CSR14, offset = 01C0) 6 6 6 6 5 5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 ADDRESS (RO) TRANSACTION TYPE (RO) MADR VALID (RO) TRANSACTION TYPE (RO) MADR VALID (RO) ADDRESS (RO) Figure 85: C4 Revision Register (CRR-CSR15, offset = 01E0) Disable CPU Node (RW) Forced Dcache Inv (RW) Enable I/O Retry (RW) Disable Duplicate Tag Parity Check (RW) Cache Interface Speed Bits (RW) CPU Mode (RO) Revision (RO) Disable CPU Node (RW) Forced Dcache Inv (RW) Enable I/O Retry (RW) Disable Duplicate Tag Parity Check (RW) Cache Interface Speed Bits (RW) CPU Mode (RO) Revision (RO) 8 7 6 5 4 3 2 1 0 6666555555555544 4444444433333333 3322222222221111 111111 3210987654321098 7654321098765432 1098765432109876 5432109876543210 222 Sable CPU Module Register Reference Guide
Page 1 and 2:
Sable CPU Module Specification This
Page 3 and 4:
CONTENTS Preface ..................
Page 5 and 6:
3.9.6 Data Cache Address Register (
Page 7 and 8:
7.1.1 Exception Handling ..........
Page 9 and 10:
11.4 Environmental Specifications -
Page 11 and 12:
25 MM_CSR .........................
Page 13 and 14:
27 Base Addresses for CSRs . . . ..
Page 15 and 16:
Preface Scope and Organization of t
Page 17 and 18:
Copyright © 1993 Digital Equipment
Page 19 and 20:
CHAPTER 1 CPU MODULE COMPONENTS AND
Page 21 and 22:
Page 23 and 24:
1.2 The Alpha AXP Architecture Copy
Page 25 and 26:
Page 27 and 28:
Page 29 and 30:
Page 31 and 32:
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
Page 43 and 44:
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Page 51 and 52:
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
Page 67 and 68:
Page 69 and 70:
Page 71 and 72:
Page 73 and 74:
Page 75 and 76:
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
CHAPTER 4 FUNCTIONS LOCATED ELSEWHE
Page 101 and 102:
Page 103 and 104:
Figure 41: B-Cache Control Register
Page 105 and 106:
Table 28 (Cont.): B-Cache Control R
Page 107 and 108:
Table 28 (Cont.): B-Cache Control R
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Page 121 and 122:
4.3.1 Duplicate Tag Error Register
Page 123 and 124:
4.5 Lack of Cache Block Prefetch Co
Page 125 and 126:
Table 37: System-bus Control Regist
Page 127 and 128:
4.7.2 System-bus Error Register - C
Page 129 and 130:
Table 38: System-bus Error Register
Page 131 and 132:
Table 38 (Cont.): System-bus Error
Page 133 and 134:
4.7.3 System-bus Error Address Low
Page 135 and 136:
Page 137 and 138:
4.8 Multiprocessor Configuration CS
Page 139 and 140:
4.9 System Interrupt Clear Register
Page 141 and 142:
4.10 Address Lock Register - CSR13
Page 143 and 144:
4.11 Miss Address Register - CSR14
Page 145 and 146:
Table 46 (Cont.): C4 Revision Regis
Page 147 and 148:
Table 48 (Cont.): Interval Timer In
Page 149 and 150:
Table 50: D-bus Microcontroller Clo
Page 151 and 152:
Figure 58: Granting Order rule 4 CP
Page 153 and 154:
Page 155 and 156:
Table 54 (Cont.): BIU_CTL Field Des
Page 157 and 158:
Table 57: CPU EEPROM Defaults Locat
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Page 181 and 182:
Page 183 and 184: Copyright © 1993 Digital Equipment
Page 211 and 212: CHAPTER 11 PHYSICAL AND ELECTRICAL
Page 213 and 214: Table 81 (Cont.): MCA240 J5 SIDE 1
Page 215 and 216: Table 82 (Cont.): MCA44 J1 Side 1 S
Page 217 and 218: 11.3 CPU Module Max DC Power Requir
Page 221 and 222: Figure 68: module clocks Cobra - b
Page 223 and 224: Table 85 (Cont.): System bus AC and
Page 225 and 226: APPENDIX A ALPHA ARCHITECTURE OPTIO
Page 233: Copyright © 1993 Digital Equipment
Page 257 and 258: INDEX 21064 IEEE floating point con
Page 259 and 260: Icache, 59 ICCSR, 19 IEEE Floating
Page 261: STQC cycle, 144 STxC cycle, 144 STx
show all

Sable CPU Module Specification

Create successful ePaper yourself

Delete template?

Save as template?