Sable CPU Module Specification
Sable CPU Module Specification Sable CPU Module Specification
CHAPTER 6 CACHE INVALIDATE MANAGEMENT As memory locations in the system are updated, it may become necessary to invalidate cached copies of these locations to maintain cache coherence. The reasons for invalidation can be divided into two major categories. Those due to processor, and those due to C-bus activity. The Primary I-Stream Cache is a virtual cache and as such all invalidate activity will be completely under software control. Refer to the EV4 Chip Specification for further details. 6.1 Processor Caused Invalidates The Primary I-stream cache is a virtual cache and its coherence is managed by the system software. The Primary D-stream cache is a physical cache and is managed to be a subset of the B-Cache. The B-Cache controller may victimize a location in the B-Cache as a result of an I-stream read miss, or a masked write read-merge operation. Thus to maintain the subset rule, the primary D-Cache is invalidated whenever an I-Stream (read allocate) or read-merge victim address hits the duplicate tag store. System software should disable the Primary D-stream cache while flushing the B- Cache and when flushing is complete, the Primary I-stream cache should also be flushed. This is done to guarantee that the Primary caches remain a strict subset of the B-Cache. 6.2 C-bus Caused Invalidates Table 66 indicates the cache invalidate policies for C-bus generated cycles. Table 66: Invalidate Management - C-bus Caused Cycle B-Cache P-Cache Read NOP NOP Cache Invalidate Management 165
Copyright © 1993 Digital Equipment Corporation. Table 66 (Cont.): Invalidate Management - C-bus Caused Cycle B-Cache P-Cache Write If (found in B-Cache and (location NOT found in P-Cache and Commander ID is not I/O subsystem )) THEN Invalidate B-Cache location. † IF (conditional invalidates for I/O enabled) THEN IF (found in B-Cache and location NOT found in P-Cache) THEN Invalidate B- Cache location.† IF (ENB COND INVALIDATE cleared) THEN Invalidate B-Cache location.† Exchange NOP NOP †Refer to Section 4.3 which discusses the P-Cache duplicate tag store. 166 Cache Invalidate Management IF (found in Primary D-cache) THEN invalidate D-cache. IF (found in Primary D-cache) THEN invalidate D-cache. IF (found in Primary D-cache) THEN invalidate D-cache.
- Page 129 and 130: Table 38: System-bus Error Register
- Page 131 and 132: Table 38 (Cont.): System-bus Error
- Page 133 and 134: 4.7.3 System-bus Error Address Low
- Page 135 and 136: Copyright © 1993 Digital Equipment
- Page 137 and 138: 4.8 Multiprocessor Configuration CS
- Page 139 and 140: 4.9 System Interrupt Clear Register
- Page 141 and 142: 4.10 Address Lock Register - CSR13
- Page 143 and 144: 4.11 Miss Address Register - CSR14
- Page 145 and 146: Table 46 (Cont.): C4 Revision Regis
- Page 147 and 148: Table 48 (Cont.): Interval Timer In
- Page 149 and 150: Table 50: D-bus Microcontroller Clo
- Page 151 and 152: Figure 58: Granting Order rule 4 CP
- Page 153 and 154: Copyright © 1993 Digital Equipment
- Page 155 and 156: Table 54 (Cont.): BIU_CTL Field Des
- Page 157 and 158: Table 57: CPU EEPROM Defaults Locat
- Page 159 and 160: Copyright © 1993 Digital Equipment
- Page 161 and 162: Copyright © 1993 Digital Equipment
- Page 163 and 164: Copyright © 1993 Digital Equipment
- Page 165 and 166: Copyright © 1993 Digital Equipment
- Page 167 and 168: Copyright © 1993 Digital Equipment
- Page 169 and 170: Copyright © 1993 Digital Equipment
- Page 171 and 172: Copyright © 1993 Digital Equipment
- Page 173 and 174: Copyright © 1993 Digital Equipment
- Page 175 and 176: Copyright © 1993 Digital Equipment
- Page 177 and 178: Copyright © 1993 Digital Equipment
- Page 179: Copyright © 1993 Digital Equipment
- Page 183 and 184: Copyright © 1993 Digital Equipment
- Page 185 and 186: Copyright © 1993 Digital Equipment
- Page 187 and 188: Copyright © 1993 Digital Equipment
- Page 189 and 190: Copyright © 1993 Digital Equipment
- Page 191 and 192: Copyright © 1993 Digital Equipment
- Page 193 and 194: Copyright © 1993 Digital Equipment
- Page 195 and 196: Copyright © 1993 Digital Equipment
- Page 197 and 198: Copyright © 1993 Digital Equipment
- Page 199 and 200: Copyright © 1993 Digital Equipment
- Page 201 and 202: Copyright © 1993 Digital Equipment
- Page 203 and 204: Copyright © 1993 Digital Equipment
- Page 205 and 206: Copyright © 1993 Digital Equipment
- Page 207 and 208: Copyright © 1993 Digital Equipment
- Page 209 and 210: Copyright © 1993 Digital Equipment
- Page 211 and 212: CHAPTER 11 PHYSICAL AND ELECTRICAL
- Page 213 and 214: Table 81 (Cont.): MCA240 J5 SIDE 1
- Page 215 and 216: Table 82 (Cont.): MCA44 J1 Side 1 S
- Page 217 and 218: 11.3 CPU Module Max DC Power Requir
- Page 219 and 220: Copyright © 1993 Digital Equipment
- Page 221 and 222: Figure 68: module clocks Cobra - b
- Page 223 and 224: Table 85 (Cont.): System bus AC and
- Page 225 and 226: APPENDIX A ALPHA ARCHITECTURE OPTIO
- Page 227 and 228: Copyright © 1993 Digital Equipment
- Page 229 and 230: Copyright © 1993 Digital Equipment
Copyright © 1993 Digital Equipment Corporation.<br />
Table 66 (Cont.): Invalidate Management - C-bus Caused<br />
Cycle B-Cache P-Cache<br />
Write If (found in B-Cache and (location NOT found<br />
in P-Cache and Commander ID is not I/O<br />
subsystem )) THEN Invalidate B-Cache location.<br />
†<br />
IF (conditional invalidates for I/O enabled)<br />
THEN IF (found in B-Cache and location<br />
NOT found in P-Cache) THEN Invalidate B-<br />
Cache location.†<br />
IF (ENB COND INVALIDATE cleared) THEN<br />
Invalidate B-Cache location.†<br />
Exchange NOP NOP<br />
†Refer to Section 4.3 which discusses the P-Cache duplicate tag store.<br />
166 Cache Invalidate Management<br />
IF (found in Primary D-cache) THEN invalidate<br />
D-cache.<br />
IF (found in Primary D-cache) THEN invalidate<br />
D-cache.<br />
IF (found in Primary D-cache) THEN invalidate<br />
D-cache.